Modelling and Near-Threshold Computing of Power-Gating Adiabatic Logic Circuits

نویسندگان

  • Jianping HU
  • Qi CHEN
چکیده

This paper introduces a power-gating scheme appropriate for near-threshold operating of single-phase adiabatic circuits. A transmission gate with MOS bootstrapping scheme is used as the power-gating switch, which is used to reduce energy overhead. CAL (Clocked Adiabatic Logic) circuits are investigated. The analytical model for power-gating adiabatic circuits is constructed, and the energy overhead of the proposed powergating scheme is analyzed in detail. The results show that the proposed power-gating technique is suitable for near-threshold operating. Streszczenie. W artykule wprowadzono schemat bramkowania mocy dla progowej operacji jednofazowych obwodów adiabatycznych. Zaproponowano model analityczny bazujący na układach MOS jako przełącznikach bramkujących. (Modelowanie i obliczanie stanów progowych bramkowania mocy w adiabatycznych obwodach logicznych)

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reduction of Static Power Dissipation in Adiabatic Combinational Circuits Using Power Gating MTCMOS

This paper proposes a method to reduce static power consumption in Adiabatic logic circuits based on Complementary Pass transistor Adiabatic Logic (CPAL) operated by two phase power clocks. We are applying power gating MTCMOS technique to reduce static power consumption in CPAL circuits. We tested MTCMOS power gating technique on 4-bit ripple carry adder to observe effect of static power reduct...

متن کامل

A Single-Phase Register File with Complementary Pass-Transistor Adiabatic Logic

This paper introduces an adiabatic register file based on two-phase CPAL (Complementary Pass-Transistor Adiabatic Logic circuits) with power-gating scheme, which can operate on a single-phase power clock. A 32×32 single-phase adiabatic register file with power-gating scheme has been implemented with TSMC 0.18μm CMOS technology. All the circuits except for the storage cells employ two-phase CPAL...

متن کامل

A Power-Gating Scheme to Reduce Leakage Power for P-type Adiabatic Logic Circuits

With rapid technology scaling, the proportion of the static power consumption catches up with dynamic power consumption gradually. To decrease leakage consumption is becoming more and more important in low-power design. This paper presents a power-gating scheme for P-DTGAL (p-type dual transmission gate adiabatic logic) circuits to reduce leakage power dissipations under deep submicron process....

متن کامل

Variations of the Power Dissipation in Adiabatic Logic Gates

The yield of adiabatic circuits strongly depends on the effects of parameter variations on the power dissipation. The dispersion of the threshold voltage has the most important impact on the yield. Different effects on the energy consumption due to interdie and intra-die variations of the threshold voltage are presented. Three logic families, the Efficient Charge Recovery Logic (ECRL), the Posi...

متن کامل

Power-Gating Single-Rail MOS Current-Mode Logic Circuits Using High- Threshold PMOS Transistors as Linear Resistors

Abstract: In this paper, a power-gating technology for single-rail MOS Current Mode Logic (SRMCML) circuits is presented, which use the high-threshold PMOS transistors as linear load resistors to reduce the power dissipation in the sleep mode. The basic SRMCML cells, such as buffer/inverter, AND2/NAND2, AND3/NAND3, OR2/NOR2, OR3/NOR3, XOR2/XNOR2, multiplexer, and 1-bit full adder, are used to v...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012